A Glitch-Free Novel DET-FF in 22 nm CMOS for Low-Power Application
Dual edge triggered (DET) techniques are most liked choice for the researchers in the field of digital VLSI design because of its high-performance and low-power consumption standard.Dual edge triggered techniques give the similar throughput at half of the clock frequency as compared to the single edge triggered (SET) techniques.Dual edge triggered